

Applicants respectfully traverse the rejection of claims 1-11. Applicant's claim 1 recites "a signal delay bank including a plurality of delay blocks each for delaying the input digital signal filtered by the single matched filter for a predetermined number of samples" (emphasis added). Neither the admitted prior art nor Aoyama teaches nor suggests the foregoing limitation.

Based on at the least this distinction, Applicants respectfully submit that claim 1 is allowable over the cited prior art and that claims 2-11, each of which depends from claim 1, are allowable, as well. Accordingly, Applicants respectfully request reconsideration and timely allowance of the pending claims.

Respectfully submitted,



Mark P. Vrla
Registration No. 43,973

Dated: June 30, 2004

JENNER & BLOCK, LLC
One IBM Plaza
Chicago, IL 60611
(312) 222-9350

1120963